The wallet atomic Diaries
The memory controller is just accountable for ensuring that that memory & cache on various processors stays consistent - should you create to memory on CPU1, CPU2 is not going to be able to read something else from its cache. It is not its duty to make certain that they're the two making an attempt to manipulate a similar info. There are a few smal